

**RECEIVED
CENTRAL FAX CENTER****MAR 07 2007**REMARKS

Applicant respectfully requests the Examiner's reconsideration of the present application as amended.

Claims 16, 18, 20-24, 26-27, 33-35, 37-51 are pending in the present application.

Claims 38, and 40-42 are rejected under 35 U.S.C. §102(e) as being unpatentable over U.S. Patent No. 6,907,479 ("Karnstedt").

Claims 16, 18, 20-21, 23-24, 26-27, 33-35, and 37 are rejected under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 5,867,727 ("Hattori") in view of U.S. Patent No. 5,557,750 ("Moore") and U.S. Patent No. 6,615,296 ("Daniel").

Claim 22 is rejected under 35 U.S.C. §103(a) as being unpatentable over Hattori in view of Moore and Daniel and Patent Publication 2002/0152263 ("Gordrian").

Claim 39 is rejected under 35 U.S.C. §103(a) as being unpatentable over Karnstedt in view of U.S. Patent No. 6,304,936 ("Sherlock").

Claims 43-46 are rejected under 35 U.S.C. §103(a) as being unpatentable over Karnstedt in view of Gordrian.

Claims 47 and 49-51 are rejected under 35 U.S.C. §103(a) as being unpatentable over Karnstedt in view of U.S. Patent No. 6,891,397 ("Brebner").

Claim 48 is rejected under 35 U.S.C. §103(a) as being unpatentable over Karnstedt in view of Brebner and further in view of Sherlock.

The specification has been amended at page 14 to correct typographical errors.

Support for the amendment to the specification is found on Figures 4 and 5. Applicant submits that no new matter has been added.

Claims 16, 23, 33, 38-39, and 47-48 have been amended.

Support for amended claims 38-39, and 47-48 are found on page 12, lines 9-14 of the specification and in Figure 4 of the drawings. No new matter has been added.

Applicant submits that claims 16, 18, 20-24, 26-27, 33-35, and 37-51 are patentable over Karnstedt, Hattori, Moore, Daniel, Gordrian, Sherlock, and Brebner.

Karnstedt includes a disclosure of integrated circuit FIFO memory devices controlled using a register file, an indexer and a controller. The FIFO memory device includes a FIFO memory that is divisible into up to a predetermined number of independent FIFO queues. The register file includes the predetermined number of words. A respective word is configured to store one or more parameters for a respective one of the FIFO queues. The indexer is configured to index into the register file, to access a respective word that corresponds to a respective FIFO queue that is accessed. The controller is responsive to the respective word that is accessed, and is configured to control access to the respective FIFO queue based upon at least one of the one or more parameters that is stored in the respective word. Thus, as the number of FIFO queues expands, the number of words in the register file may need to expand, but the controller and/or indexer need not change substantially. The register file may include multiple register subfiles, and the controller may include multiple controller subblocks (Karnstedt Abstract).

Hattori includes a disclosure of data transferred via FIFO memories on a word unit basis. The FIFO memory is designated by an upper bit portion of a write address. An ID bit indicating whether a transfer word indicates a command or parameters is allocated to a lower bit portion and is written into the FIFO memory together with inherent word data. Upon reading, a lower bit portion of a read address is compared with the ID bit read out from the FIFO memory. When they don't coincide, the presence of an error is decided. In case of adding redundant bits to the transfer word and judging a loss of word, on the transmission side, transmission side judgment bits having a fixed bit arrangement 01 of two bits are added to each word. Further, with respect to the m-th word, the transmission side judgment bits are shifted by (m-1) bits and a bit arrangement is changed and the resultant data is transmitted. On the reception side, the transmission side judgment bits are reversely shifted to the original positions and three bits in which one bit adjacent to the transmission side judgment bits was added thereto are checked.

When a bit arrangement of the reception side judgment bits corresponding to the transmission side judgment bits coincides with a bit arrangement of the transmission side judgment bits, it is determined that there is no word loss. When they don't coincide, it is decided that there is a word loss (Hattori Abstract).

Moore includes a disclosure of a single chip peripheral bus adapter circuit has a pair of input and output first in, first out (FIFO) buffers, a main buffer, and a pair of supporting registers. The registers increase the performance of the circuit by eliminating or reducing wait states (Moore Abstract).

Daniel includes a disclosure of reducing FIFO access cycles across a system bus in a multi-processor system in which two processors communicate across a system bus through a FIFO, two separate FIFO descriptors are provided. The first descriptor is maintained by the processor located on-board with the FIFO, and the second descriptor is maintained by an off-board processor which communicates with the FIFO across the bus. When one processor performs a FIFO operation, the processor updates the other processor's descriptor via a memory access across the bus. Additionally, one module passes credits to the other to indicate that the latter has permission to perform a plurality of FIFO operations consecutively. In one embodiment a special non-valid data value is used to indicate an empty FIFO position (Daniel Abstract).

Gordrian includes a disclosure of a method and system for switching information packets through a m input, n output device. According to the invention it is proposed to temporarily buffer said packets according to a new, self-explanatory, preferred a linear addressing scheme in which a respective buffer location of consecutive stream packets results from a respective self-explanatory, or linear, respectively, incrementation of a buffer pointer. Preferably, a matrix of FIFO storage elements (10,11,12,13) having an input and an output crossbar can be used for implementing input/output paralleling modes (TLP,OLP) and multiple lanes and achieving address input/output scaling up to a single cycle (Goldrian Abstract).

Sherlock includes a disclosure of a one-to-many bus bridge that includes a system bus interface, a first I/O bus interface, a second I/O bus interface, a multiple logical FIFO system wherein first and second logical FIFOs share a common storage system, and demultiplexer and control circuitry. The demultiplexer and control circuitry are configured so that cycle information destined for the first I/O bus interface is enqueued from the system bus interface into the first logical FIFO and is dequeued from the first logical FIFO into the first I/O bus interface. Cycle information destined for the second I/O bus interface is enqueued from the system bus interface into the second logical FIFO and is dequeued from the second logical FIFO into the second I/O bus interface. A level-of-fullness monitor monitors the common storage system and generates first and second level-of-fullness indications responsive thereto. The system bus interface is operable to declare I/O halt and I/O resume conditions on a system bus responsive to halt and resume commands. The control circuitry issues the halt command when the first level-of-fullness indication is generated, and issues the resume command when the second level-of-fullness indication is generated. The first level-of-fullness indication is generated before the free storage capacity in the common storage system becomes less than a predetermined maximum size of post-halt cycle information. The second level-of-fullness indication is generated after the amount of free storage capacity in the common storage system becomes greater than the predetermined maximum size of the post-halt cycle information (Sherlock Abstract).

Brebner includes a disclosure of an apparatus for a network and a system on a single programmable logic device. The programmable logic includes port modules. The port modules have configurable logic configured to process communications for routing communications. The port modules are configured to the process communications for at least one of a plurality of protocols (Brebner Abstract).

Applicant submits that Karnstedt, Hattori, Moore, Daniel, Gordrain, Sherlock, and Brebner do not teach or suggest a memory read manager to tie assert read enable inputs of the FIFO memories and to select a first FIFO memory to output first data stored in a first storage